

Generic 2-to-1 Datapath Multiplexor Entity





Generic 2-to-1 Datapath Multiplexor Architecture



Synthesis: Debugging syntax errors

Open a host terminal #1 (or telnet) window and		
Enter the generic_	_mux.vhd using an ascii editor:	
vi generic_mux.vhd		
i	i for insert mode	
	enter code	
ESC	Escape key to exit insert mode	
:w	write the file but do not exit	

Open another host terminal #2 (or telnet) window and start dc_shell in order to analyze vhdl for syntax errors. dc_shell > analyze -f vhdl generic_mux.vhd

Use the editor in host #1 to to fix the errors then write (:w) then in host #2 type !an to reanalyze the vhdl source code until there are no more errors.

Synthesis: Quick example of Design Compiler



Viewing Results: Design Analyzer (dc_shell GUI)

To view .db logic gate files, type: design_analyzer&

File => Read => generic_mux.db

The system-level view is shown

double click on the generic_mux icon to see the port-view

double click on the port view icon to see the gate-level view

In order to print: File => Plot => ok

File => quit => ok

Synthesis: Design Analyzer quick overview

Design_analyzer is just a GUI that is built on top of dc_shell

• Every command in dc_shell can be done with the file menu

To start the design analyzer GUI type: design_analyzer&

File=>analyze=> generic_mux.vhd => cancel

File=>elaborate=> library: click on file WORK Design: click on file generic_mux_arch => ok

Click on generic_mux design icon then Edit=>Uniquify=>Hierarchy

Tools=>Design Optimization=>ok (now click on icon to view) File => save File => quit

dc_shell: analyze and elaborate



CWRU EECS 318

dc_shell: analyze

explicit: analyze -format vhdl -library WORK filename.vhd

short form: analyze -f vhdl filename.vhd

The analyze command does the following

- Reads in the VHDL source file
- Check for errors (without building any generic logic)
- Creates VHDL library objects and stores them in -library WORK
 by the default library in the ".synopsys_dc.setup" file define_design_library WORK -path ./WORK

If analyze command reports errors then

- The VHDL source must be fixed
- And analyze must be run again.

dc_shell: elaborate

explicit: elaborate entityname -architecture archname -update

short form: elaborate entityname -arch archname -update

The elaborate command does the following

- Elaborates the entity design read in by analyze (./WORK)
- Creates a technology-independent design
- Replaces VHDL arithmetic operators with Designware components
- Generic VHDL parameters can be set or changed elaborate -parameters "N=1,Cout=2"
- Displays and sets the current design

dc_shell: report_hierarchy, report_design

command: report_hierarchy [-full]

Display the hierarchy of the current design

command:

report_design

- Displays attributes of the current design, such as:
- Technology library, flip-flop types, operation conditions
- Wire load model, pin delays

dc_shell: list and current design



list_designs list -designs

The list -designs command does the following

- Ists each entity design name current read or elaborated
- A star (*) preceding the design name is the current design
- Iists the file name of each design

command:

current_design

Displays the current design to be compiled

command:

current_design = "entityname"

Sets the current design to "entityname"

dc_shell: compile and design optimization

explicit: compile -map_effort medium

short form: compile

The compile command does the following

Performs logic-level and gate-level synthesis and

• area and delay optimizations on the <u>current</u> design

-map_effort [low | medium | high]

 Specifies the relative amount of CPU time spend during the mapping phase of the compile. The default is medium.

-ungroup_all

 Collapses all levels of hierarchy in a design, except those that have the don't_touch attribute set.

dc_shell: report_cell, report_area

command: report_cell [-connection] [-verbose] [>filename.txt]

- Displays information about the ASIC logic cells in the current design
- -connection shows the netlist connections between cells
- -connection -verbose shows more netlist details
- Write the data to a file: report_cell >generic_mux_cell.txt

command: report_area [>filename.txt]

Displays cell area information in the current design

dc_shell: report_port, report_timing

command: report_port [-verbose] [>filename.txt]

- Displays port information the current design
- -verbose gives Input and Output delays

command: report_timing

Displays maximum delay timing in the current design

command: report_timing -delay [min|max|max_fall|max_rise]

Displays various delay timings in the current design

command: report_timing -from <port> -to <port>

- Displays delay timing the current design
- For example: report_timing -from X0 -to F

dc_shell: write



short form: write -h

The write command does the following

- Writes a design netlist or schematic from dc_shell to a file
- -format [db | edif | vhdl | verlog]
- -f [db | edif | vhdl | verlog]
 - Specifies the output format of the design
 - db Synopsys internal database format (default)
 - edif Electronic Design Interchange Format
 - vhdl VHDL netlist based on technology files

-hierarchy or -h

• Write all designs in the hierarchy

dc_shell: include scripts

command: include filename.dc_shell

- Reads in and executes the file as dc_shell commands
- Includes can contain includes and /* comments */
- Using include files is the proper way to design ASICs

For example, the file generic_mux.dc_shell contains:

analyze -format vhdl -library WORK generic_mux.vhd elaborate generic_mux -arch generic_mux_arch -lib WORK -update report_hierarchy uniquify compile /* write out reports use >> for append to file */ report_cell >generic_mux.report report_area >>generic_mux.report report_timing >>generic_mux.report write -hierarchy exit

dc_shell: help, history, sold, list

command: list -commands

- Displays all the commands in dc_shell
- command: history
 - Display all the commands excuted in dc_shell
 - The history file is the user's directory as command.log

command: help <dc_shell_command>

- Display dc_shell command help
- For example: help report_area

command: list -variables [system | compile | ... | all]

Displays all the variables in dc_shell

command: sold &

- Displays the adobe .pdf Synopsys OnLine Documents
- Should be started outside of dc_shell

dc_shell: internal Unix commands

command: Is [-I]

- Displays the current file directory
- Displays the current file directory in long format

command: cd <directory>

- Set the current directory: cd /home/users/wolff
- Set the current \$HOME directory: cd
- Go up one directory level: cd ...

command: pwd

Display the current directory

command: more filename

Display the contents of a file: more generic_mux.vhd

command: sh <Unix command>

Executes Unix shell commands outside dc_shell: sh ps

dc_shell: Creating a Design Environment

The following steps are required to setup a design environment (note ~ is the user's home directory): (1) Make sure your Unix account uses cshell Otherwise everytime after you login & use synopsys: csh

- (2) create a directory, say:
- (3) create a work directory:

(4) copy the startup shell file:

mkdir ~/SYNOPSYS mkdir ~/SYNOPSYS/WORK cp /home/users/wolff/.cshrc ~ (5) copy the Synopsys setup files:

cp /home/users/wolff/SYNOPSYS/.synopsys_dc.setup ~/SYNOPSYS cp /home/users/wolff/SYNOPSYS/.synopsys_vss.setup ~/SYNOPSYS

- (6) Re-login to your Unix account
- (7) Enter into your design directory: cd SYNOPSYS
- (8) Start the Synopsys tool: dc_shell

dc_shell: .synopsys_dc.setup

Both dc_shell and design_analyzer reads the .synopsys_dc.setup file <u>first</u> which contains default settings, search paths for work and technology directories

For example, suppose that the following line is contain in the ".synopsys_dc.setup file"

define_design_library WORK -path ./WORK

then the dc_shell command analyze analyze -format vhdl -library WORK generic_mux.vhd

can be now accomplished without the -library WORK option:

analyze -format vhdl generic_mux.vhd

dc_shell: .synopsys_dc.setup example

```
/* For example, ".synopsys_dc.setup file" */
/* design_analyzer=>setup=>defaults: shows these 6 items */
company = "Case Western Reserve University"
designer = "Francis G. Wolff"
/* directory search paths for target, link, and symbol libs */
search_path = { . ./WORK /home2/synopsys/2000.05/libraries/syn }
link_library = { class.db }
target_library = { class.db }
/* symbol library contains graphical logic symbols */
symbol_library = { class.db lsi10k.sdb generic.sdb }
```

plot_command "lpr -Polin404"
define_design_library WORK -path ./WORK
/* design_analyzer=>view=>style: don't show net or pins */
net_name_layer.visible = "true"
pin_name_layer.visible = "false"

dc_shell: .synopsys_vss.setup example



≓≪

dc_shell: cshell user environment: .cshrc example

A

-{	
set history=300 savehist=300	
set path=(. /usr/ucb /bin /usr/bin /usr/local/bin /usr/ccs/bin)	
set path=(\${path} /usr/local/sbin /usr/sbin)	
set path=(\${path} /usr/bin/X11 /usr/X/bin /usr/X/demo)	
# solaris paths	
set path=(\${path} /usr/dt/bin /usr/openwin/bin /usr/dt/appconfig/netscape)	
	# design_analyzer, dc_shell, fpga_shell, bc_shell
umask 077	set path = (\${path} \${SYNOPSYS}/\${ARCH}/syn/bin)
set prompt="cshell-\${user}@`hostname`:\${cwd}> "	setenv MANPATH \${MANPATH}:\${SYNOPSYS}/doc/syn/man
setenv TERM vt100	setenv MANPATH \${MANPATH}:\${SYNOPSYS}/doc/pt/man
setenv PRINTER olin404	# designware
	set path = (\${path} \${SYNOPSYS}/\${ARCH}/dware/bin)
if(\${?prompt}) then	set path = (\${path} \${SYNOPSYS}/\${ARCH}/pc/bin)
alias setprompt 'set prompt = "cshell-\${user}@`hostname`:\$cwd> "'	setenv MANPATH \${MANPATH}:\${SYNOPSYS}/doc/pc/man
alias cd 'cd \!* ; setprompt'	setenv MANPATH \${MANPATH}:\${SYNOPSYS}/doc/motif/man
alias pushd 'pushd \!* ; setprompt'	setenv SIMWAVEHOME \${SYNOPSYS}/\${ARCH}/ssi
alias popd 'popd \!* ; setprompt'	set path = (\${path} \${SYNOPSYS}/\${ARCH}/ssi/bin)
setprompt	set path = (\${path} \${SYNOPSYS}/\${ARCH}/vhmc/bin)
endif	echo ".cshrc information: \$SYNOPSYS is mounted"
# required by g++ compiler, runtime sharable libraries	else
setenv LD_LIBRARY_PATH /usr/local/lib:/usr/local/X11/lib:/usr/local/lib/X11	echo ".cshrc warning: \$SYNOPSYS is not mounted"
setenv LD_LIBRARY_PATH \${LD_LIBRARY_PATH}:/usr/dt/lib:/usr/openwin/lib	endif
# require by make CC default	
setenv CC /usr/local/bin/gcc	setenv SYNOPSYS_SIM /home2/synopsys/simulation
	if -d \$SYNOPSYS_SIM then
setenv LM_LICENSE_FILE 27000@jupiter.ces.cwru.edu	# vhdlan, vhdldbx, vhdlsim (event-based simulators)
setenv SYNOPSYS /home2/synopsys/synthesis	source \$SYNOPSYS_SIM/admin/setup/environ.csh
	echo ".cshrc information: \$SYNOPSYS_SIM is mounted"
if -d \$SYNOPSYS then	# Setup environment for Cyclone RTL cycle-based simulator
source \$SYNOPSYS/admin/setup/environ.csh	#
# Synopsys Online Documentation: sold	#source \$SYNOPSYS/admin/setup/snps_cy.setup
set path = (\${path} \${SYNOPSYS})	else
<pre>set path = (\${path} \${SYNOPSYS}/\${ARCH}/bin)</pre>	echo ".cshrc warning: \$SYNOPSYS_SIM is not mounted"
<pre>set path = (\${path} \${SYNOPSYS}/\${ARCH}/license/bin)</pre>	endif
setenv MANPATH \${MANPATH}:\${SYNOPSYS}/doc/license/man	alias 1s ls -aF
	alias m more

Team Assignment #4 Synthesis (1/3)

Cyber Dynamics requires the following design (note: all Terminator processor programs are set to read only mode.)



Ξ 📢

Team Assignment #4 Synthesis (2/3)

Processor

- There is no need to create and input and output opcode
- Pick a range of addresses and map that to i/o
- Note that RAM address cannot conflict with i/o address

All Team members should

- Review their individual designs (assignment #3)
- Choose the best ideas and combine them
- Submit a technical report

The report should contain the following

- Cover sheet, diagram, opcodes, formats, assembly code
- Each entity section should have the vhdl, and synthesis
- The dc_shell include script file for the complete design

Team Assignment #4 Synthesis (3/3)

System Level: Team member #1 is responsible for

- T101_PU.vhd entity, architecture, and configuration
- T101_ALU.vhd, T101_IN.vhd, T101_OUT.vhd
- Coordinate RAM, ROM, I/O bus design

Processor: Team member #2 is responsible for

- T101_CPU.vhd and T101_FSM.vhd
- All datapath multiplexors, T101_Mux_XX.vhd
- Note that the RAM and ROM are outside the CPU

Memory: Team member #3 is responsible for

- T101_ROM.vhd and machine language programs
- T101_RAM.vhd
- T101_REG.vhd