

# EECS 318 CAD Computer Aided Design


## LECTURE 6: State machines

*Instructor: Francis G. Wolff  
[wolff@eeecs.cwru.edu](mailto:wolff@eeecs.cwru.edu)*

*Case Western Reserve University*

*This presentation uses powerpoint animation: please viewshow*

# VHDL Component, Entity, and Architecture



# VHDL Components



## Component Declaration

**COMPONENT** **component\_entity\_name**

[ **GENERIC** ( { identifier: type [:= initial\_value] ; } ) ]  
[ **PORT** ( { identifier: mode type; } ) ]

**END;**

[ **Optional** ] { **repeat** }

Add ; only if another identifier

## Component Instance

**identifier** : **component\_entity\_name**

[ **GENERIC MAP** ( identifier { ,identifier } ) ]  
[ **PORT MAP** ( identifier { ,identifier } ) ]


;

**mode** := **IN** | **OUT** | **INOUT**

**type** := **std\_logic** | **std\_logic\_vector(n downto 0)** | **bit**

# VHDL Concurrent Statements

---



## Boolean Equations

**relation ::= relation LOGIC relation | NOT relation | ( relation )**

**LOGIC ::= AND | OR | XOR | NAND | NOR | XNOR**

**Example:  $y \leq \text{NOT}(\text{NOT}(a) \text{AND} \text{NOT}(b))$**

## Multiplexor case statement

**WITH select\_signal SELECT**  
**signal <= signal\_value,  
                WHEN select\_compare<sub>1</sub>,  
                • • •  
                WHEN select\_compare<sub>n</sub>;**

**Example: 2 to 1 multiplexor**

**WITH s SELECT y <= a WHEN '0', b WHEN OTHERS;**

# VHDL Concurrent Statements

---



## Conditional signal assignment

**signal** <= **signal\_value<sub>1</sub>** WHEN **condition<sub>1</sub>** ELSE

• • •


**signal\_value<sub>n</sub>** WHEN **condition<sub>n</sub>**; ELSE

**signal\_value<sub>n+1</sub>**

## Example: Priority Encoder

**y** <= **a** WHEN **s='0'** ELSE **b**;


# SR Flip-Flop (Latch)



NOR

R	S	$Q_{n+1}$
0	0	$Q_n$
0	1	1
1	0	0
1	1	U

$Q \leq R \text{ NOR } NQ;$   
 $NQ \leq S \text{ NOR } Q;$




NAND

R	S	$Q_{n+1}$
0	0	U
0	1	1
1	0	0
1	1	$Q_n$

$Q \leq R \text{ NAND } NQ;$   
 $NQ \leq S \text{ NAND } Q;$

# SR Flip-Flop (Latch)




**Example:**  $R \leq '1'$ , ' $0$ ' after  $10\text{ns}$ , ' $1$ ' after  $30\text{ns}$ ;  $S \leq '1'$ ;

t	0	5ns	10ns	15ns	20ns	25ns	30ns	35ns	40ns
R	1	1	0	0	0	1	0	1	1
Q	U	U	U	U	0	0	1	1	1
S	1	1	1	1	1	1	1	1	1

The table illustrates the state transitions of the SR flip-flop over time. Red arrows indicate the timing of the control signals R and S. The state at 0ns is (R=1, S=1). At 5ns, R becomes U and S becomes 1. At 10ns, R becomes 0 and S becomes 1. At 15ns, R becomes U and S becomes 1. At 20ns, R becomes 0 and S becomes 1. At 25ns, R becomes U and S becomes 1. At 30ns, R becomes 1 and S becomes 1. At 35ns, R becomes U and S becomes 1. At 40ns, R becomes 1 and S becomes 1. The output Q remains high (1) from 10ns to 30ns due to the hold time requirement of the SR flip-flop.

# Gated-Clock SR Flip-Flop (Latch Enable)




Latches require that during the gated-clock the data must also be stable (i.e. S and R) at the same time

Suppose each gate was 5ns: how long does the clock have to be enabled to latch the data?

Answer: 15ns

# Rising-Edge Flip-flop



# Rising-Edge Flip-flop logic diagram





Figure 6.24 Negative edge-triggered D flip-flop when clock is

# Synchronous Sequential Circuit




Issues: Specification, design, clocking and timing

## ***Abstraction: Finite State Machine***

- A Finite State Machine (FSM) has:
  - K states,  $S = \{s_1, s_2, \dots, s_K\}$ , initial state  $s_1$
  - N inputs,  $I = \{i_1, i_2, \dots, i_N\}$
  - M outputs,  $O = \{o_1, o_2, \dots, o_M\}$
  - Transition function  $T(S, I)$  mapping each current state and input to a next state
  - Output function  $O(S)$  mapping each current state to an output
- Given a sequence of inputs the FSM produces a sequence of outputs which is dependent on  $s_1$ ,  $T(S, I)$  and  $O(S)$

# FSM Representations

State Transition Graph



$t \quad t+1 \quad t+2$   
 Inputs: 0 1 0  
 Outputs: 00 \_\_\_\_\_

State Transition Table

$T(S, I)$



0	$s_1$	$s_2$
1	$s_1$	$s_3$
0	$s_2$	$s_1$
1	$s_2$	$s_2$
0	$s_3$	$s_1$
1	$s_3$	$s_3$

$O(S)$


$s_1$	00
$s_2$	10
$s_3$	11

## Simple Design Example

- Design a FSM that outputs a 1 if and only if the number of 1's in the input sequence is odd



## **State Encoding**




- **State Encoding:** Choose a unique binary code for each  $s_i$  so the combinational logic can be specified
  - Choose  $s_1 = 0$  and  $s_2 = 1$
  - Choose  $s_1 = 1$  and  $s_2 = 0$

## Logic Implementations

**Choose  $s_1 = 0$  and  $s_2 = 1$**

$i_1$	$Q$	$D$
0 0	0	
1 0	1	
0 1	1	
1 1	0	


$Q$	$o_1$
0	0
1	1



**Choose  $s_1 = 1$  and  $s_2 = 0$**

$i_1$	$Q$	$D$
0 1	1	
1 1	0	
0 0	0	
1 0	1	

$Q$	$o_1$
1	0
0	1




## *Observations*

- Number of bits required to encode  $K$  states is  $\lceil \log_2 K \rceil$
- Encoding states results in combinational logic specifications for  $T(S, I)$  and  $O(S)$
- Choice of encoding affects complexity of logic implementation
  - How does one find the optimum state encoding?

## Coke Machine Example


- Coke costs \$.10
- Only nickels and dimes accepted
- FSM inputs:
  - 5: Nickel
  - 10: Dime
  - Coke: Give me a coke
  - Return: Give me my money back
- FSM outputs:
  - Drop: Drop a coke
  - Ret5: Return \$.05
  - Ret10: Return \$.10



## Coke Machine State Diagram


**Assumption:** At most one input among Coke, 5, 10, and Return is asserted

\* represents all unspecified transitions from state



Does this work? \_\_\_\_\_


## Coke Machine Diagram - II




After Return input, any input in the next cycle is ignored!

## Moore Machines

- So far we considered Moore machines where the output  $O$  is a function of only the current state  $Q$




- Moore FSM State Transition Graph



## Mealy Machines

- In Mealy machines the output  $O$  is a function of the current state  $Q$  and input  $I$



- Mealy FSM State Transition Diagram

