

# EECS 322 Computer Architecture

## Superpipeline and the Cache



*Instructor: Francis G. Wolff*  
*[wolff@eecs.cwru.edu](mailto:wolff@eecs.cwru.edu)*

*Case Western Reserve University*

*This presentation uses powerpoint animation: please view show*

# Summary: Instruction Hazards




Instruction Class	Integer Application	Floating-Point (FP) Application
Integer Arithmetic	50%	25%
FP-Arithmetic	0%	30%
Loads	17%	25%
Stores	8%	15%
Branches	25%	5%

	<u>No-Forwarding</u>	<u>Forwarding</u>	<u>Hazard</u>
<b>R-Format</b>	<b>1-3</b>	<b>1</b>	<b>Data</b>
<b>Load</b>	<b>1-3</b>	<b>1-2</b>	<b>Data, Structural</b>
<b>Store</b>	<b>1</b>	<b>1-2</b>	<b>Structural</b>
	<u>No Delay Slot</u>	<u>Delay Slot</u>	<u>Hazard</u>
<b>Branch</b> (decision is made in the ID stage)	<b>2</b>	<b>1</b>	<b>Control</b>
<b>Branch</b> (decision is made in the EX stage)	<b>3</b>	<b>1</b>	<b>Control</b>
<b>Jump</b>	<b>2</b>	<b>1</b>	

**Structural Hazard: Instruction & Data memory combined.**

# RISC camps

[Skakem96]



# Instruction Level Parallelism (ILP)



## Superpipelined scheme

- uses a longer pipeline with more stages to reduce cycle time
- simple dependencies: structural, data, control pipeline hazards.
- requires higher clock speeds
- require little additional logic to baseline processor
- Branches cause a latency of 3 internal clocks and loads a 2-cycle latency.
- However, superpipelining increases performance, because each stage can run at twice the system clock.


# Instruction Level Parallelism (ILP)



- Superscalar scheme

- multiple execution units by duplicating the functional units (ALUs)
- combinatorial dependance problem
  - ✓ instructions can only be issued only if they are independent
- require sophisticated & complex logic (i.e. instruction Scheduler)

# R4400 processor



100MHz offers  
85 MIPS, 16 Mflops,  
70 SPECmarks


Both R4000 and R4400 use:

- True 64bit architecture
- On-chip TLB for virtual-to-physical address translation
- 8-stage superpipelined architecture
- large integrated caches



150MHz R4400 offers  
136 MIPS, 24 Mflops,  
100 SPECmarks.

- \* UltraSPARC is a high-volume processor — the R4400 is a low volume processor
- \* UltraSPARC enjoys the installed base of the SPARC product line — the R4400 has a small installed base
- \* UltraSPARC is binary compatible with other SPARC processors — the R4400 has narrow application support
- \* UltraSPARC-I is network and multimedia ready — the R4400 does not provide multimedia support
- \* UltraSPARC provides high performance and high bandwidth — the R4400 provides comparatively low integer and floating point performance



## μP Comparisons

### Clock

Bus speed

Pipeline

Superscalar

Branch prediction

TLB

L1 I/D-cache

Associativity

L2 cache

CMOS technology

Fabrication Vendor

Year

Voltage

Transistors

SpecInt92/fp92

SpecInt95/fp95

Cost:

**MIPS R4400**

**250 MHz**

50/66/75

8-stage

1-issue

no

48 even/odd

16k/16k

1-way (direct)

1 Mb

0.35μ

NEC, IDT, Toshiba

**1993**

3.3 volts

**2.2 million**

175/178

**5.07/?**

**\$1250**

**UltraSparc I**

**167 MHz**

83 Mhz

9-stage

4-issue

yes

64-Inst/64-Data

16k/16k

2-way

0.5Mb

0.5μ 4 layers

Fujitsu

**1995**

3.3 volts

**3.8-5.2 million**

250/350

**6.26/9.06**

**\$1395**

Ref: [http://sunsite.ics.forth.gr/sunsite/Sun/sun\\_microelectronics/UltraSparc/ultra\\_arch\\_versus.html](http://sunsite.ics.forth.gr/sunsite/Sun/sun_microelectronics/UltraSparc/ultra_arch_versus.html)


[http://www.mips.com/Documentation/R4400\\_Overview.pdf](http://www.mips.com/Documentation/R4400_Overview.pdf)

<http://www.spec.org/osg/cpu95/results/res96q3/cpu95-960624-00962.html> and <http://www.eecs.umich.edu/~tnm/theses/mikeu.pdf>

# R4000: no dynamic branch prediction

## R4000 Performance

- Not ideal CPI of 1:
  - Load stalls (1 or 2 clock cycles)
  - Branch stalls (2 cycles + unfilled slots)
  - FP result stalls: RAW data hazard (latency)
  - FP structural stalls: Not enough FP hardware (parallelism)






# Differences Between the MIPS R4400 and UltraSPARC-I




- The MIPS R4400 uses an 8-stage pipeline architecture, and is less efficient than the superscalar, pipelined UltraSPARC-I.
- Although it is an integrated processor, the R4400 requires several other modules in order to incorporate it into a system.
- External secondary caches (L2) must be designed around the processor, and multiprocessor and graphics support are not provided.
- The highly integrated UltraSPARC-I, utilizing on-chip caches, an advanced processor design and UPA architecture, requires little to complete its chip set, significantly easing its integration into systems.

# R4400 Bus





# R4000 Pipeline

[Heinrich93]



- IF - Instruction Fetch, first half
- IS - Instruction fetch, Second half
- RF - Register Fetch
- EX - Execution (branch compare)
- DF - Data Fetch, first half
- DS - Data fetch, Second half
- TC - Tag Check
- WB - Write Back

# R4400 SuperPipeline



# R4000 Pipeline stages: IF & IS



## IF - instruction Fetch, First half

- PC: Branch logic selects an instruction address and
- **instruction catch fetch** begins
- I-TLB: **instruction** translation lookaside buffer begins the virtual-to-physical address translation

## IS - instruction fetch, second half

- Complete **instruction catch fetch** and
- the virtual-to-physical address **translation**

# R4000 Pipeline stages: RF



## RF - register fetch

- I-DEC: instruction decoder decodes the instruction and checks for interlock conditions
- **instruction cache tag is checked** against the page frame number (PFN) obtained from the ITLB.
- Any required **operands are fetched** from the register file

# R4000 Pipeline stages: EX



## EX - execution

- **Register-to-register instructions:** The ALU performs arithmetic or logical operation
- **Load & Store instructions:** the ALU calculates the data virtual address (i.e. offset + base register).
- **Branch instructions:** The ALU determines whether the branch condition is true & calculates the virtual target address.

# R4000 Pipeline stages: DF & DS



## DF - data fetch, first half

- **Register-to-Register:** No operations are performed during DF, DS, and TC stages
- **Load & Store instructions:** The data cache fetch and the data virtual-to-physical translation begins
- **Branch instructions:** address translation and TLB update begins

## DS - data fetch, second half

- **Load & Store:** completion of data cache fetch & data virtual-to-physical translation. The shifter aligns data to its word or doubleword boundary
- **branch:** completion of instruction address translation and TLB update



# R4000 Pipeline stages: TC & WB




## TC - Tag check

- **Load & Store instructions:** the cache performs the tag check.
- **Hit or Miss:** physical address from TLB is checked against the tag check to determine if there is a hit or miss.


## WB - write back

- **Register-to-register & load:** the instruction result is written back to the register file
- **Branch:** no operation

# R10000 superscalar architecture




# R10000 - superscalar



# R10000 die



R10K die size 16.6mm x 17.9mm



## R10000

SPECint95 base 14.1

SPECint95 peak 14.7 SPECfp95  
base 22.6

SPECfp95 peak 24.5

200 MHz Clock

I/D-cache: 32k/32k

TLB: 64 entries

Virtual Page Sizes: 16k-16M

0.35 $\mu$  4-layer CMOS technology

17 mm x18 mm chip

contains about **6.7** million  
transistors

including about 4.4 million  
transistors in its primary caches.

# Principle of Locality



- **Principle of Locality**

states that programs access a relatively small portion of their address space at any instance of time

- Two types of locality

- Temporal locality (locality in time)

If an item is referenced, then

the same item will tend to be referenced soon

“the tendency to reuse recently accessed data items”

- Spatial locality (locality in space)


If an item is referenced, then

nearby items will be referenced soon

“the tendency to reference nearby data items”

Figure 7.2

# Cache Example




**Hit time** = Time 1

**Miss penalty** = Time 2 + Time 3



# Modern Systems: Pentium Pro and PowerPC



Characteristic	Intel Pentium Pro	PowerPC 604
Cache organization	Split instruction and data caches	Split instruction and data caches
Cache size	8 KB each for instructions/data	16 KB each for instructions/data
Cache associativity	Four-way set associative	Four-way set associative
Replacement	Approximated LRU replacement	LRU replacement
Block size	32 bytes	32 bytes
Write policy	Write-back	Write-back or write-through

# Cache Terminology

**A hit** if the data requested by the CPU is in the upper level

**Hit rate** or **Hit ratio**

is the fraction of accesses found in the upper level

**Hit time**

is the time required to access data in the upper level  
= <detection time for hit or miss> + <hit access time>

**A miss** if the data is not found in the upper level

**Miss rate** or **(1 – hit rate)**

is the fraction of accesses not found in the upper level


**Miss penalty**

is the time required to access data in the lower level  
= <lower access time> + <reload processor time>



# Direct Mapped Cache

- **Direct Mapped:** assign the cache location based on the address of the word in memory
- **cache\_address = memory\_address modulo cache\_size;**



Observe there is a **Many-to-1** memory to cache relationship

# Direct Mapped Cache: Data Structure



There is a **Many-to-1 relationship** between memory and cache

**How do we know whether the data in the cache corresponds to the requested word?**

## tags

- contain the address information required **to identify** whether a word in the cache corresponds to the requested word.
- tags need only to contain the **upper portion** of the memory address (often referred to as a **page address**)

## valid bit

- indicates whether an entry contains a valid address

# Direct Mapped Cache: Temporal Example

Figure 7.6


lw \$1,10 110 (\$0) Miss: valid  
lw \$2,11 010 (\$0) Miss: valid  
lw \$3,10 110 (\$0) Hit!

lw \$1,22(\$0)  
lw \$2,26(\$0)  
lw \$3,22(\$0)

Index	Valid	Tag	Data
000	N		
001	N		
010	Y	11	Memory[11010]
011	N		
100	N		
101	N		
110	Y	10	Memory[10110]
111	N		


# Direct Mapped Cache: Worst case, always miss!

Figure 7.6



# Direct Mapped Cache: Mips Architecture


Figure 7.7



# Direct Mapped Cache

- **Direct Mapped:** assign the cache location based on the address of the word in memory
- $\text{cache\_address} = \text{memory\_address} \% \text{cache\_size};$


Cache



Observe there is a **Many-to-1** memory to cache relationship

# Direct Mapped Cache: Mips Architecture

Figure 7.7



# Bits in a Direct Mapped Cache



How many total bits are required for a direct mapped cache with 64KB ( $= 2^{16}$  KiloBytes) of data and one word ( $= 32$  bit) blocks assuming a 32 bit byte memory address?

Cache index width  $= \log_2$  words  
 $= \log_2 2^{16}/4 = \log_2 2^{14}$  words  $= 14$  bits

Block address width  $= \text{<byte address width>} - \log_2$  word  
 $= 32 - 2 = 30$  bits

Tag size  $= \text{<block address width>} - \text{<cache index width>}$   
 $= 30 - 14 = 16$  bits

Cache block size  $= \text{<valid size>} + \text{<tag size>} + \text{<block data size>}$   
 $= 1 \text{ bit} + 16 \text{ bits} + 32 \text{ bits} = 49 \text{ bits}$

Total size  $= \text{<Cache word size>} \times \text{<Cache block size>}$   
 $= 2^{14} \text{ words} \times 49 \text{ bits} = 784 \times 2^{10} = 784 \text{ Kbits} = 98 \text{ KB}$   
 $= 98 \text{ KB}/64 \text{ KB} = 1.5 \text{ times overhead}$



# The DECStation 3100 cache



## write-through cache

Always write the data into both the cache and memory and then wait for memory.

## DECStation uses a write-through cache

- 128 KB total cache size (=32K words)
  - = 64 KB instruction cache (=16K words)
  - + 64 KB data cache (=16K words)
- 10 processor clock cycles to write to memory

In a gcc benchmark, 13% of the instructions are stores.

- Thus, CPI of 1.2 becomes  $1.2 + 13\% \times 10 = 2.5$
- Reduces the performance by more than a factor of 2!

# Cache schemes



## write-through cache

Always write the data into both the cache and memory and then wait for memory.

## write buffer

write data into cache and write buffer.  
If write buffer full processor must stall.

**No amount of buffering can help  
if writes are being generated faster  
than the memory system can accept them.**

## write-back cache

Write data into the cache block and  
only write to memory when block is modified  
but complex to implement in hardware.

Chip Area

Speed



# Hits vs. Misses



- Read hits

- ✓ this is what we want!

- Read misses

- ✓ stall the CPU, fetch block from memory, deliver to cache, and restart.

- Write hits

- ✓ write-through: can replace data in cache and memory.

- ✓ write-buffer: write data into cache and buffer.

- ✓ write-back: write the data only into the cache.

- Write misses

- ✓ read the entire block into the cache, then write the word.

# The DECStation 3100 miss rates

Figure 7.9

- A split instruction and data cache increases the bandwidth

Benchmark Program	gcc	spice
Instruction miss rate	6.1%	1.2%
Data miss rate	2.1%	1.3%
Effective split miss rate	5.4%	1.2%
Combined miss rate	4.8%	

Why a lower miss rate?

Numerical programs tend to consist of a lot of small program loops

split cache has slightly worse miss rate

# Spatial Locality



- Temporal only cache

cache block contains only one word (**No spatial locality**).

- Spatial locality

Cache block contains multiple words.

- When a miss occurs, then fetch multiple words.

- Advantage

Hit ratio increases because there is a **high probability** that the adjacent words will be needed shortly.


- Disadvantage

**Miss penalty increases with block size**

# Spatial Locality: 64 KB cache, 4 words

Figure 7.10

- 64KB cache using four-word (16-byte word)
- 16 bit tag, 12 bit index, 2 bit block offset, 2 bit byte offset.



# Performance

Figure 7.11

- Use split caches because there is more spatial locality in code:

Program Block size	gcc =1	gcc =4	spice =1	spice =4
Instruction miss rate	6.1%	2.0%	1.2%	0.3%
Data miss rate	2.1%	1.7%	1.3%	0.6%
Effective split miss rate	5.4%	1.9%	1.2%	0.4%
Combined miss rate	4.8%	4.8%		


**Temporal only split cache:  
has slightly worse miss rate**

**Spatial split cache: has  
lower miss rate**

# Cache Block size Performance

Figure 7.12

- Increasing the block size tends to decrease miss rate:







# Designing the Memory System

Figure 7.13


- Make reading multiple words easier by using banks of memory



a. One-word-wide memory organization



b. Wide memory organization




c. Interleaved memory organization

# 1-word-wide memory organization

Figure 7.13

Suppose we have a system as follows

- 1-word-wide memory organization
- 1 cycle to send the address
- 15 cycles to access DRAM
- 1 cycle to send a word of data



a. One-word-wide memory organization

If we have a cache block of 4 words

Then the miss penalty is

$$\begin{aligned} &= (1 \text{ address send}) + 4 \times (15 \text{ DRAM reads}) + 4 \times (1 \text{ data send}) \\ &= 65 \text{ clocks per block read} \end{aligned}$$

Thus the number of bytes transferred per clock cycle


$$= 4 \text{ bytes/word} \times 4 \text{ words/65 clocks} = 0.25 \text{ bytes/clock}$$

# Interleaved memory organization

Figure 7.13

Suppose we have a system as follows

- 4-bank memory interleaving organization
- 1 cycle to send the address
- 15 cycles to access DRAM
- 1 cycle to send a word of data



c. Interleaved memory organization

If we have a cache block of 4 words

Then the miss penalty is

$$\begin{aligned} &= (1 \text{ address send}) + 1 \times (15 \text{ DRAM reads}) + 4 \times (1 \text{ data send}) \\ &= 20 \text{ clocks per block read} \end{aligned}$$

Thus the number of bytes transferred per clock cycle


$$\begin{aligned} &= 4 \text{ bytes/word} \times 4 \text{ words/17 clocks} = 0.80 \text{ bytes/clock} \\ &\text{we improved from 0.25 to 0.80 bytes/clock!} \end{aligned}$$

# Wide bus: 4-word-wide memory organization Figure 7.13



Suppose we have a system as follows

- **4-word-wide memory organization**
- 1 cycle to send the address
- 15 cycles to access DRAM
- 1 cycle to send a word of data



b. Wide memory organization

If we have a cache block of 4 words

Then the miss penalty is

$$\begin{aligned} &= (1 \text{ address send}) + 1 \times (15 \text{ DRAM reads}) + 1 \times (1 \text{ data send}) \\ &= 17 \text{ clocks per block read} \end{aligned}$$

Thus the number of bytes transferred per clock cycle

$$\begin{aligned} &= 4 \text{ bytes/word} \times 4 \text{ words} / 17 \text{ clocks} = 0.94 \text{ bytes/clock} \\ &\text{we improved from 0.25 to 0.80 to 0.94 bytes/clock!} \end{aligned}$$

# Memory organizations

Figure 7.13



## One word wide memory organization

### Advantage

Easy to implement, low hardware overhead

### Disadvantage

Slow: **0.25 bytes/clock transfer rate**

## Interleave memory organization

### Advantage

Better: **0.80 bytes/clock transfer rate**

Banks are valuable on writes: independently

### Disadvantage

more complex bus hardware

## Wide memory organization

### Advantage

Fastest: **0.94 bytes/clock transfer rate**

### Disadvantage

Wider bus and increase in cache access time

Chip Area

Speed



# Decreasing miss penalty with multilevel caches Page 576



Suppose we have a processor with

CPI	= 1.0
Clock Rate	= 500 Mhz = 2 ns
L1 Cache Miss rate	= 5%
DRAM	= 200 ns

How much faster will the machine will be if we add a

L2 Cache	= 20 ns (hit time = miss penalty)
L1 Cache Miss rate	= 2%

$$\text{L to M Miss Penalty} = \frac{200 \text{ ns}}{2 \text{ ns per Clock Cycle}} = 100 \text{ Clock Cycles}$$

$$\text{L1 to L2 Miss Penalty} = \frac{20 \text{ ns}}{2 \text{ ns per Clock Cycle}} = 10 \text{ Clock Cycles}$$