

EECS 322 Computer Architecture



Finite State Machines


Instructor: Francis G. Wolff
wolff@eecs.cwru.edu

Case Western Reserve University

This presentation uses powerpoint animation: please viewshow

Review: Single-Cycle Datapath

2 adders: PC+4 adder, Branch/Jump offset adder




Harvard Architecture: Separate instruction and data memory

Multi-cycle Processor Datapath



Combine adders: add $1\frac{1}{2}$ Mux & 3 temp. registers, A, B, ALUOut


Combine Memory: add 1 Mux & 2 temp. registers, IR, MDR



Single-cycle= 1 ALU + 2 Mem + 4 Muxes + 2 adders + OpcodeDecoders

Multi-cycle = 1 ALU + 1 Mem + $5\frac{1}{2}$ Muxes + 5 Reg (IR,A,B,MDR,ALUOut) + FSM


Multi-cycle Datapath: with FSM controller



New datapath controls: IorD, ALUSrcA, PCWrite

Changed: ALUSrcB(was ALUsrc), PCWriteCond(Branch), PCSource


CPU controller: Finite State Machine




Multi-cycle using Finite State Machine




Finite State Machine (*hardwired control*)



Finite State Machine: program overview




The Four Stages of R-Format




- **Fetch:** $IR = MEM[\$pc]; \$pc = \$pc + 4;$
 - Fetch the instruction from the Instruction Memory
- **Decode:** $A = reg[\$rs]; B = reg[\$rt]; Datapath = (IR[31-26, 5-0])$
 - Registers Fetch and Instruction Decode for datapath
- **Exec:** $ALUOut = A \text{ Funct } B$
 - ALU operates on the two register operands
 - Update PC
- **Write:** $Reg[\$rd] = ALUOut$
 - Write the ALU output back to the register file

R-Format State Machine




The Five Stages of Load Instruction




- **Fetch:** $IR = MEM[\$pc]; \$pc = \$pc + 4;$
 - Fetch the instruction from the Instruction Memory
- **Decode:** $A = reg[\$rs]; Datapath = (IR[31-26])$
 - Registers Fetch and Instruction Decode for datapath
- **Exec:** $ALUout = sign_extend(offset) + A$
 - Calculate the memory address
- **Mem:** $MDR = Mem[ALUOut]$
 - Read the data from the Data Memory
- **Wr:** $Reg[\$rt] = MDR$
 - Write the data back to the register file

R-Format & I-Format State Machine




Multi-Instruction sequence




State machine stepping: T_1 Fetch


(Done in parallel) $IR \leftarrow \text{MEMORY}[PC]$ & $PC \leftarrow PC + 4$



T₁ Fetch: State machine




T₂ Decode State machine




T₃ ExecALU (ALU instruction)

$$\text{ALUOut} \leftarrow A \text{ op}(\text{IR}[31-26]) B$$




T₃ ExecALU State machine




T₄ WrReg (ALU instruction)

Reg[IR[15-11]] ← ALUOut




T₄ WrReg State machine




Moore Machines

- So far we considered Moore machines where the output O is a function of only the current state Q



- Moore FSM State Transition Graph

...




Moore Output State Tables: O(State)




State	T ₁	T ₂	T ₃ -R	T ₄ -R
MemRead	1	0	0	0
MemWrite	0	0	0	0
MUX lorD	0 =PC	X	X	X
IRWrite	1	0	0	0
ALUOP	0 +	0 +	2 =op	X
MUX ALUSrcA	0 =PC	0 =PC	1 =A =\$rs	X
MUX ALUSrcB	1 =4	3 =offset	0 =B =\$rt	X
PCWrite	1	0	0	0
MUX PCSource	0 =ALU	X	X	X
RegWrite	0	0	0	1
MUX MemtoReg	X	X	X	0 =ALUOut
MUX RegDst	X	X	X	1 =\$rd

Review: The Five **Stages** of Load Instruction




- **Fetch:**
 - Fetch the instruction from the Instruction Memory
- **Decode:**
 - Registers Fetch and Instruction Decode
- **Exec: Offset**
 - Calculate the memory offset
- **Mem:**
 - Read the data from the Data Memory
- **Wr:**
 - Write the data back to the register file


Review: R-Format & I-Format State Machine




T₃-I Mem1 (common to both load & store)



$$\text{ALUOut} \leftarrow A + \text{sign_extend}(\text{IR}[15-0])$$




T₃ Mem1 I-Format State Machine = \$rs + offset




T₄ - LW1 : load instruction, read memory

MDR ← Memory[ALUOut]




T₄ LW2 I-Format State Machine =Mem[ALU]




T₅ – LW2 Load instruction, write to register

Reg[IR[20-16]] ← MDR




T₅ LW2 I-Format State Machine \$r_t=MDR




T₄-SW2 Store instruction, write to memory

Memory[ALUOut] ← B




T₄ SW2 I-Format State Machine Mem[ALU]=




T₃ BEQ1 (Conditional branch instruction)


If ($A - B == 0$) { $PC \leftarrow \text{ALUOut};$ }



T₃ BEQ1 I-Format State Machine = \$rs + offset



T₃ Jump1 (Jump Address)



Moore Output State Tables: O(State)



State	T ₁	T ₂	T ₃ -R	T ₄ -R	T ₃ -I	T ₄ -SW	T ₄ -LW	T ₅ -LW
MemRead	1	0	0	0	0	0	1	0
MemWrite	0	0	0	0	0	1	0	0
MUX IorD	0=PC	X	X	X	X	1=ALU	1=ALU	X
IRWrite	1	0	0	0	0	0	0	0
ALUOP	0=+	0	2=op	X	0=add	X	X	X
MUX ALUSrcA	0=PC	0	1=A=\$rs	X	1=A=\$rs	X	X	X
MUX ALUSrcB	1=4	3	0=B=\$rt	X	2=sign	X	X	X
PCWrite	1	0	0	0	0	0	0	0
MUX PCSource	0=AL	X	X	X	X	X	X	X
RegWrite	0	0	0	1	0	0	0	1
MUX MemtoReg	X	X	X	0=ALU	X	X	X	1=MDR
MUX RegDst	X	X	X	1=\$rd	X	X	X	1=\$rt

Multi-cycle: 5 execution steps



- T_1 (a,lw,sw,beq,j) Instruction Fetch
- T_2 (a,lw,sw,beq,j) Instruction Decode
and Register Fetch
- T_3 (a,lw,sw,beq,j) Execution, Memory Address Calculation,
or Branch Completion
- T_4 (a,lw,sw) Memory Access
or R-type instruction completion
- T_5 (lw) Write-back step

INSTRUCTIONS TAKE FROM 3 - 5 CYCLES!

Multi-cycle Approach

All operations in each clock cycle T_i are done in parallel not sequential!

For example, T_1 , $IR = \text{Memory}[PC]$ and $PC = PC + 4$ are done simultaneously!

	Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
T_1	Instruction fetch	$IR = \text{Memory}[PC]$ $PC = PC + 4$			
T_2	Instruction decode/register fetch	$A = \text{Reg}[IR[25-21]]$ $B = \text{Reg}[IR[20-16]]$ $ALUOut = PC + (\text{sign-extend}(IR[15-0]) \ll 2)$			
T_3	Execution, address computation, branch/jump completion	$ALUOut = A \text{ op } B$	$ALUOut = A + \text{sign-extend}(IR[15-0])$	if $(A == B)$ then $PC = ALUOut$	$PC = PC[31-28] \parallel (IR[25-0] \ll 2)$
T_4	Memory access or R-type completion	$\text{Reg}[IR[15-11]] = ALUOut$	Load: $MDR = \text{Memory}[ALUOut]$ or Store: $\text{Memory}[ALUOut] = B$		
T_5	Memory read completion		Load: $\text{Reg}[IR[20-16]] = MDR$		

Between Clock T_2 and T_3 the microcode sequencer will do a dispatch 1