


EECS 314 Computer Architecture

Language of the Machine Control Flow



Instructor: Francis G. Wolff
wolff@eecs.cwru.edu

Case Western Reserve University

This presentation uses powerpoint animation: please viewshow

Memory Organization: byte addressing



- **"Byte addressing"** means that the index points to a byte of memory.
- C/C++ use **byte addressing** independent of the memory organization.
- MIPS uses **byte addressing** although the memory is organized by words (4 bytes).

0	8 bits of data
1	8 bits of data
2	8 bits of data
3	8 bits of data
4	8 bits of data
5	8 bits of data
6	8 bits of data

...

0	32 bits of data
4	32 bits of data
8	32 bits of data
12	32 bits of data

■ ■ ■

- Accessing a word on a non-word **byte address (unaligned)** causes the **memory access time to double**.

Data Transfer Machine Instructions: lw, lh, lbu [updated]



- MIPS *syntax*: **lw \$rt, byteoffset16(\$rs)**
- C language: unsigned char mem[2³²]; /* 32 bits */
\$rt = (int)mem[byteoffset + \$rs];

- MIPS *syntax*: **lh \$rt, byteoffset16(\$rs)**
- C language: unsigned char mem[2³²]; /* 16 bits */
\$rt=(signed short)mem[byteoffset+ \$rs];

- MIPS *syntax*: **lbu \$rt, byteoffset16(\$rs)**
- C language: unsigned char mem[2³²]; /* 8 bits */
\$rt = mem[offset + \$rs] ;
\$rt = \$rt & 0x000000ff;

PowerPc 603: Load/Store Unit



Year: 1994 / 66 to 80 MHz

Process: 0.5-micron CMOS / 1.6 million transistors



Cache: 8Kb Inst. / 8 kb Data

Year: 1997 / 225 Mhz to 300 Mhz

Process: 0.5 to 0.35-micron CMOS

Cache: 16 Kb Inst / 16 Kb Data

Motomola's PowerPC 603e™ RISC Microprocessor - 200 MHz



Data Transfer Machine Instructions: lui



- Load upper immediate

Loads constant with 16 bits

- MIPS *syntax*: **lui \$rt, const16**
- *semantics*: $\text{reg}[\$rt][31..16] = \text{const16};$
- C language: $\$rt = (\text{const16} \ll 16) | (0x0000ffff) \& \$rt;$


How about larger constants?

- We'd like to be able to load a 32 bit constant into a register


- Must use two instructions,
new "load upper immediate" instruction

lui \$t0, 1010101010101010

filled with zeros



- Then must get the lower order bits right, i.e.,
ori \$t0, \$t0, 1010101010101010



Data Transfer Machine Instructions: sw, sb [updated]



- MIPS *syntax*: **sw** \$rt, **byteoffset16**(\$rs)

- C language: **char** mem[2³²];
(int)mem[byteoffset + \$rs] = \$rt;
note: byteoffset must be halfword aligned: 0,2,4,6,8,a,c,e

- MIPS *syntax*: **sh** \$rt, **byteoffset16**(\$rs)

- C language: **char** mem[2³⁰];
(short)mem[byteoffset + \$rs] = \$rt;
note: byteoffset must be halfword aligned: 0,2,4,6,8,a,c,e

- MIPS *syntax*: **sb** \$rt, **byteoffset16**(\$rs)

- C language: **unsigned char** mem[2³²];
mem[offset + \$rs] = \$rs & 0x000000ff;

Arithmetic Machine Instructions (Appendix A-55 to A-59)



- **lw** **\$rt, byteoffset16(\$rs)** $\$rt = (\text{int}) * (\$rs + \text{byteoffset16});$
- **lh** **\$rt, byteoffset16(\$rs)** $\$rt = (\text{short}) * (\$rs + \text{byteoffset16});$
- **lhu** **\$rt, byteoffset16(\$rs)** $\$rt = (\text{unsigned short}) * (\$rs + \text{byteoffset16});$
- **lb** **\$rt, byteoffset16(\$rs)** $\$rt = (\text{signed char}) * (\$rs + \text{byteoffset16});$
- **lbu** **\$rt, byteoffset16(\$rs)** $\$rt = (\text{unsigned char}) * (\$rs + \text{byteoffset16});$

- **sw** **\$rt, byteoffset16(\$rs)** $(\text{int}) \quad * (\$rs + \text{byteoffset16}) = \rt
- **sh** **\$rt, byteoffset16(\$rs)** $(\text{short}) * (\$rs + \text{byteoffset16}) = \$rt;$
- **sb** **\$rt, byteoffset16(\$rs)** $(\text{char}) * (\$rs + \text{byteoffset16}) = \rt

- **lui** **\$rt, const16(\$rs)** $\$rt = \text{const16} \ll 16 \mid \$rt \ \& \ 0x0000FFFF;$

Arithmetic Machine Instructions (Appendix A-55 to A-59)

• add \$rd, \$rs, \$rt	$\$rd = \$rs + \$rt;$
• addi \$rt, \$rs, const16	$\$rd = \$rs + \text{const16};$
• addu \$rd, \$rs, \$rt	$\$rd = (\text{unsigned})\$rs + (\text{unsigned})\$rt;$
• addiu \$rt, \$rs, const16	$\$rd = (\text{unsigned})\$rs + \text{const16};$
• sub \$rd, \$rs, \$rt	$\$rd = \$rs - \$rt;$
• subu \$rt, \$rs, \$rt	$\$rd = (\text{unsigned})\$rs - (\text{unsigned})\$rt;$
• mult \$rs, \$rt	$\$hi:\$lo = \$rs * \$rt;$
• multu \$rs, \$rt	$\$hi:\$lo = (\text{unsigned})\$rs * (\text{unsigned})\$rt;$
• div \$rs, \$rt	$\$lo = \$rs / \$rt; \quad \$hi = \$rs \% \$rt;$
• divu \$rs, \$rt	$\$lo = (\text{unsigned})\$rs / (\text{unsigned})\$rt;$ $\$hi = (\text{unsigned})\$rs \% (\text{unsigned})\$rt;$

Bitwise Machine Instructions (Appendix page A-57 to 59)



- **and** \$rd, \$rs, \$rt
- **andi** \$rt, \$rs, const16
- **or** \$rd, \$rs, \$rt
- **ori** \$rt, \$rs, const16
- **xor** \$rd, \$rs, \$rt
- **xori** \$rt, \$rs, const16
- **xori** \$rd, \$rs, 0xffff

- **sll** \$rd, \$rt, const5
- **srl** \$rd, \$rt, const5
- **sra** \$rd, \$rt, const5

$(\text{int})\$rd = (\text{int})\$rs \& (\text{int})\$rt;$

$\$rd = \$rs \& \text{const16};$

$\$rd = \$rs | \$rt;$

$\$rd = \$rs | \text{const16};$

$\$rd = \$rs \wedge \$rt;$

$\$rd = \$rs \wedge \text{const16};$

$\$rd = \sim \$rs; /* \text{1's comp} */$

$\$rd = (\text{unsigned})\$rt \ll \text{const5};$

$\$rd = (\text{unsigned})\$rt \gg \text{const5};$

$\$rd = (\text{signed})\$rt \gg \text{const5};$

Unsigned char Array example

int Array:

```
register int g, h, i;  
int    A[66];  
g = h + A[i];
```

Compiled MIPS:

```
add $t1,$s4,$s4 # $t1 = 2*i  
add $t1,$t1,$t1  # $t1 = 4*i  
add $t1,$t1,$s3  # $t1 = & A[i]  
lw $t0,0($t1)   # $t0 = A[i]  
add $s1,$s2,$t0  # g = h + A[i]
```

unsigned char Array:

```
register int g, h, i;  
unsigned char A[66];  
g = h + A[i];
```

Load byte unsigned:
load a byte and fills
the upper 24 register
bits with zeros.

```
add $t1,$t1,$s4  
lbu $t0,0($t1)  
add $s1,$s2,$t0
```

if/else conditional statements

- if statements in C

- if (*condition*) *statement1*
- if (*condition*) *statement1* else *statement2*

- Following code is

```
if (condition) goto L1;  
    statement2;  
    goto L2;  
L1: statement1;  
L2:
```

- Actual implementations

```
if (! condition) goto L1;  
    statement1;  
    goto L2;  
L1: statement2;  
L2:
```

C/C++ does have a **goto** keyword

! is logical not in C/C++

beq/bne: conditional branches



- Decision instruction in MIPS:

beq register1, register2, L1

beq is “Branch if (registers are) equal”

- Same meaning as (using C):

if (register1 == register2) goto L1;

Most common C/C++ mistake
== comparison = assignment

- Complementary MIPS decision instruction

bne register1, register2, L1

bne is “Branch if (registers are) not equal”

- Same meaning as (using C):


if (register1 != register2) goto L1;

Pentium I: Branch Prediction Logic


Process: 0.8-micron 5 Volt BiCMOS

Year: 1993 / 3.1 million transistors

Clock: 60 or 66 MHz




Ref: http://www.laynetworks.com/users/webs/cs12_2.htm



Conditional example

- C code fragment

```
if (i == j) { f=g+h; }
else      { f=g-h; }
```



- re-written C code

```
if (i != j) goto L1;
    f=g+h;
    goto L2;
```

L1:

```
    f=g-h;
```

L2:

- MIPS code

```
bne  $s3,$s4,L1
add  $s0,$s1,$s2
j    L2
```

L1:

```
    sub  $s0,$s1,$s2
```

L2:

if conditional

- The condition is compared with zero or not zero

- For example

```
if (i) { f=g+h; }
```

is the same as

```
if (i != 0) { f=g+h; }
```

- Another example

```
if (! i) { f=g+h; }
```

is the same as

```
if (i == 0) { f=g+h; }
```

- This allows the \$0 register to be exploited by C/C++
- *Again, another reason, C is successful*

The ?: conditional expression

- conditional statements in C

- **variable = condition ? *statement1* : *statement2***

- **Example: f = (i == j) ? *g+h* : *g-h*;**

- Following code is

if (! condition) goto L1;

variable=*statement1*;

goto L2;

L1:

variable=*statement2*;

L2:

- MIPS code example

bne \$s3,\$s4,L1

add \$s0,\$s1,\$s2

j L2

L1:

sub \$s0,\$s1,\$s2

L2:

Control flow: loops - while

- while statements in C

- while (*condition*) *statement1*

- Review if/else

```
if (! condition) goto L1;  
    statement1;  
    goto L2;  
L1: statement2;  
L2:
```

- while loop implementation

```
L2: if (! condition) goto L1;  
    statement1;  
    goto L2;  
L1:
```

- **observe:** while L2 is the same as a conditional if that now loops back on itself.
- **observe:** while L1 is the same as a conditional else

Control flow: loops - for



- for statements in C
 - for (initialize; *condition*; *increment*) *statement1*

- is equivalent to
initialize;
while (*condition*) {
 statement1;
 increment;
}

- Actual implementation
initialize;
L2: if (! *condition*) goto L1;
 statement1;
 increment;
 goto L2;
L1:

slt: Set on Less Than



- So far ==, !=; what about < or >?
- MIPS instruction “Set Less Than”

slt \$rd,\$rs,\$rt

- Meaning of slt in C

if (\$rs < \$rt) { \$rd = 1; } else { \$rd = 0; }

- Alternately

\$rd = (\$rs < \$rt) ? 1 : 0;

- **Then use branch instructions to test result in \$rd**

- Other variations

slti \$rd,\$rs,immed16 # \$rd=(\$rs < immed16)?1:0;

sltu \$rd,\$rs,\$rt # unsigned int

sltiu \$rd,\$rs,immed16 # unsigned int

slt example

- C code fragment

```
if (i < j) { f=g+h; }  
else      { f=g-h; }
```

- re-written C code

```
temp = (i < j)? 1 : 0;  
if (temp == 0) goto L1;  
    f=g+h;  
    goto L2;  
L1:  
    f=g-h;  
L2:
```

The \$0 register becomes useful again for the beq

- MIPS code

```
slt    $t1,$s3,$s4  
beq    $t1,$0,L1  
add    $s0,$s1,$s2  
j      L2  
L1:  
    sub    $s0,$s1,$s2  
L2:
```

Control flow: switch statement

- Choose among four alternatives depending on whether k has the value 0, 1, 2, or 3

```
switch (k) {  
  case 0: f=i+j; break; /* k=0*/  
  case 1: f=g+h; break; /* k=1*/  
  case 2: f=g-h; break; /* k=2*/  
  case 3: f=i-j; break; /* k=3*/  
}
```

The **switch case** is restricted to **constant expressions**. This is to intentional in order to exploit the hardware.

- Could be done like chain of if-else

```
if ( k == 0 ) f=i+j;  
  else if ( k == 1 ) f=g+h;  
    else if ( k == 2 ) f=g-h;  
      else if ( k==3 ) f=i-j;
```

Switch MIPS example: subtraction chain

- Could be done like **chain of if-else** if($k==0$) $f=i+j$;
else if($k==1$) $f=g+h$;
else if($k==2$) $f=g-h$;
else if($k==3$) $f=i-j$;

	bne	$\$s5, \$zero$, L1	# <i>branch $k \neq 0$</i>
	add	$\$s0, \$s3, \$s4$	# <i>$k == 0$ so $f = i + j$</i>
	j	Exit	# <i>end of case so Exit</i>
L1:	subi	$\$t0, \$s5, 1$	# <i>$\\$t0 = k - 1$</i>
	bne	$\$t0, \$zero$, L2	# <i>branch $k \neq 1$</i>
	add	$\$s0, \$s1, \$s2$	# <i>$k == 1$ so $f = g + h$</i>
	j	Exit	# <i>end of case so Exit</i>
L2:	subi	$\$t0, \$s5, 2$	# <i>$\\$t0 = k - 2$</i>
	bne	$\$t0, \$zero$, L3	# <i>branch $k \neq 2$</i>
	sub	$\$s0, \$s1, \$s2$	# <i>$k == 2$ so $f = g - h$</i>
	j	Exit	# <i>end of case so Exit</i>
L3:	sub	$\$s0, \$s3, \$s4$	# <i>$k == 3$ so $f = i - j$</i>
Exit:			

signed char Array example: **LB opcode not supported**

unsigned char Array:

```
register int g, h, i;  
unsigned char A[66];  
g = h + A[i];
```

Load byte unsigned:
load a byte and fills
the upper 24 register
bits with zeros.

```
if ($t0 >= 128) { $t0 |= 0xffffffff00; }
```

```
add $t1,$t1,$s4  
lbu $t0,0($t1)  
add $s1,$s2,$t0
```

signed char Array:

```
register int g, h, i;  
signed char A[66];  
g = h + A[i];
```

8 bit sign = 128 = 0x00000080

```
add $t1,$t1,$s4  
lbu $t0,0($t1)  
slti $t1,$t0,128  
bne $t1,$0,L2  
ori $t0,0xff00  
lui $t0,0xffff
```

```
L2: add $s1,$s2,$t0
```

• Data types make a big impact on performance!

short Array example



unsigned short Array:

```
register int g, h, i;  
unsigned short A[66];  
g = h + A[i];
```

Load halfword unsigned:
load a halfword and fills
the upper 16 register bits
with zeros.

```
add $t1,$t1,$s4  
lhu $t0,0($t1)  
add $s1,$s2,$t0
```

What's wrong with
this example?

**\$t1 is indexing the
array incorrectly!**

**\$t1 is indexing by
bytes not halfwords!**

Must need to add:
add \$t1,\$t1,\$t1
before lhu