Name:

email: _____

For the following instruction sequence fill in the <u>direct-mapped</u> writeback data cache. **The word size is 32 bits.** Memory[0]=0x05370899; Memory[12]=0x10871625; Memory[60]=0x16581727;

tag	index	byte offset		Instruction	Cache Miss?
00	00	01	lbu	\$6, 1(\$0)	
11	11	10	lw	\$1, 62(\$0)	
00	00	11	sb	\$0, 3(\$0)	
11	11	01	lbu	\$2, 61(\$0)	
00	11	00	lw	\$4, 12(\$0)	
11	11	00	SW	\$0, 60(\$0)	

Problem 1a. (25%) Fill in the miss cache column.

Problem 1b. (25%) Show all states and underline the final state of the direct mapped data cache:

Index	Valid	Dirty	Tag	32 bit Data
00	Ν	Ν		
01	N	N		
10	N	N		
11	N	N		

P2a. (25%) Assume only 1024 bytes of **real memory** (0-511)(512-1023); LRU, a page size of 512 bytes and no pages loaded in memory. Fill in the columns. (Blank space implies No or none)

Instruction virtual address		Page Flush which fault? real page?		Write flushed page to disk?	Load what new virtual page	Load into what real page		
lw	\$1, 742(\$0)							
SW	\$2, 1412(\$0)							
lbu	\$3, 1769(\$0)							
SW	\$4, 814(\$0)							
lw	\$5, 1431(\$0)							
lbu	\$6, 1821(\$0)							

P2b. (10%) After execution of part P2a: what virtual page is contained in the real page 0 = _____ and real page 1 = _____

P2c. (15%) After execution of part P2a: fill out the TLB (Hint: think of a fully associative cache)

Valid	Dirty	Virtual Page Tag	ag Physical Page Number					

Note: page 0 = 0..511, page 1 = 512..1023, page 2 = 1024..1535, page 3 = 1536..2047, ...

Robertson Stephens, *typecast as the boutique bank specializing in Silicon Valley IPOs*, underwrites IPOs, specializing in such high-tech issues as Sun Microsystems, Pixar Animation Studios, and E*TRADE. (Revenue per employee: \$1,191,895.11) Www.robertsonstephens.com would like you to have access to the following *extra credit which can be used for this and previous exams.*

RS1 (10%) Using problem P2a, rewrite the instruction sequence which minimizes page faults.

RS2 (10%). Assemble the following machine instructions into binary

Field 1	Fields 2 and etc	instruction					
		sw	\$s3, 4(\$fp)				

RS3 (10%) Draw lines showing all the data dependencies in "Time" column. Using forwarding, show the 5-stage MIPS pipeline sequence (IF, ID, EX, M, WB) and <u>draw lines</u> showing the forwarding. (*Hint:* sw \$rt offset(\$rs) when does a store word stall? \$rt or \$rs?)

			L. SW	φπ,υι	isei(4	515) W	nen (JUES	a 3101	e wo	าน รเล	ui:φi	ιυφ	13:)			
Time		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
sub	\$2, \$1, \$4																
SW	\$2, 4(\$1)																
add	\$5, \$2, \$1																
lw	\$3, 8(\$5)																

RS4. (20%) Translate the following C code into MIPS. Please comment your code. Assume **w** is \$a1 and <u>points to integers</u>; **cp** is \$a2 and points to <u>unsigned char</u>; **int x** is \$t3; **int y** is \$t4;.

No pseudo-assembler instructions allowed. Points will be taken off for assembler syntax errors.

(a) cp[y] = x;

(b) w[y] = x;